ABSTRACT This paper presents a broadband gallium-arsenide pseudomorphic high-electron-mobilitytransistor (GaAs pHEMT) power amplifier integrated circuit (PAIC) based on a dual-frequency selective impedance matching technique for warfare applications. For a broadband PA design, lower and upperfrequency corners where serious performance degradation is likely to occur should be carefully considered. Feedback and resistive biasing circuits were adopted for driver and main stages to making their frequency responses as flat as possible. Optimum impedances of not only extended lower and upper-frequency corners but also center frequency, were then extracted. Such dual-frequency selective impedance matching technique was applied for extended lower and upper-frequency corners while checking the mismatch level for the center frequency. The proposed broadband PAIC for frequency band from 6 to 18 GHz was designed using a 0.15 µm GaAs enhanced-mode pHEMT (E-pHEMT) process. The implemented broadband PAIC with a simple two-stage structure had a very small chip size of 1.19×0.82 mm 2 . It exhibited a power gain of more than 16.4 dB and output power of 19.2 dBm. Very flat characteristics in power gain and an output power within ±1.0 dB through the whole band were achieved.
I. INTRODUCTION
The frequency band from C-to Ku-band of more than an octave has been actively used in electronic warfare applications, such as jammers or surveillance. For bands from 6 to 18 GHz, PAICs using various device technologies have been reported [1] - [6] . Unlike PAs for commercial wireless communication systems that require relatively narrow bandwidth of at best a few hundreds of MHz with high efficiency and linearity, PAs for warfare applications are generally required to have wider bandwidth, especially in power gain and output power. Elaborate harmonic impedance matching techniques have been generally used to optimize the performances of the PAs. However, it is very hard to control
The associate editor coordinating the review of this manuscript and approving it for publication was Baile Chen. the harmonic impedances for broadband PAs with more than an octave bandwidth [7] - [12] . Doherty PAs have been very widely used with improved efficiency at the output power back-off region. However, they inevitably have a limitation of bandwidth due to the quarter-wave transmission lines for load impedance modulation [13] - [19] . Therefore, it is very challenging to design multi-octave broadband PAICs which have very flat frequency response with good performances.
Various methods have been proposed for broadband PA design [1] - [4] . Distributed PAs have been widely used for broadband design. They generally have very broad bandwidth. However, their chip size can become very large. They generally suffer from low efficiency due to their use of transmission lines and structure based on many stages [1] , [2] . There are some non-distributed broadband PAICs [3] , [4] . In [3] , a broadband PA with a frequency band from 4.5 to 18 GHz based on a differential and cascode structure using SiGe BiCMOS technology was reported. However, the differential structure requires on-chip transformers for input and output, which could result in significant loss and take a large chip area. In [4] , a broadband design based on resistive matching networks using a GaAs pHEMT process was reported. Although resistive matching is effective for broadening the frequency band and stabilizing circuits, it can cause serious loss and lead to gain degradation.
In this paper, we proposed a dual-frequency selective impedance matching technique for a broadband PAIC to have high power gain and reasonable efficiency with a small chip size for a frequency band from 6 to 18 GHz. A two-stage common-source structure was applied for a small chip size. Feedback and resistive gate biasing circuits were adopted to make frequency response of transistors as flat as possible without causing too much gain degradation. Matching networks based on the dual-frequency selective impedance matching technique were then designed using a combination of low-and high-pass networks for extracted optimum impedances, especially at lower and upper frequency corners. The proposed PAIC was fabricated using a 0.15 µm GaAs E-pHEMT process and evaluated using a continuouswave (CW) signal. Measured results were summarized and compared to previously published works.
II. DESIGN AND SIMULATION RESULTS

A. FEEDBACK AND RESISTIVE BIASING CIRCUITS
In broadband PA design, it is very difficult to realize the matching circuit for varying impedances over frequency. Furthermore, serious performance degradation near lower and upper frequency corners can happen, thus having serious impact on bandwidth. To extend the bandwidth, it is necessary to carefully match lower and upper frequency corners. Since the designed bandwidth could become narrower from electromagnetic-field (EM) simulation or from evaluation after implementation, the target bandwidth for the circuitlevel design should have enough margin, especially for lower and upper frequency corners. main stages are 2×75 and 4×75 µm, respectively. Feedback and resistive biasing circuits are applied to make the transistor cell itself have broadband characteristics. Maximum stable gain (MSG) variation according to the frequency is shown in Fig. 2 . Optimum impedances for each frequency band are then extracted. Optimum impedances at extended corners of 5 and 20 GHz and center frequency of 12 GHz for driver and main cells were extracted. Results are shown in Table 1 . Simulated gain and output power flatness under the extracted optimum impedance condition were maintained within ±1.0 dB. Fig. 3 shows the designed output matching network and reflection coefficient toward the load of the main stage. Load matching network was designed using power contours with an output power of 20 dBm for frequencies of 5, 12, and 20 GHz to safely secure bandwidth of 6 to 18 GHz. The designed output matching network consisted of a low-pass network (formed by a series inductance of bond-wire and a shunt capacitance of the bond pad) and additional twosection high-pass networks. As shown on the Smith chart, the low-pass network can shift higher frequency impedance points farther from the previous position than lower frequency points, while high-pass networks can move lower frequency points farther. Using different properties of low-pass and high-pass networks, dual-frequency selective impedance matching that uses a composite network with low-pass and high-pass networks is proposed for broadband impedance matching method. (Fig. 3) . As shown in Fig. 3 , load impedances of the main stage matched well with each contour of an output power of 20 dBm for extended frequency corners and the center frequency. Fig. 4 shows the designed inter-stage matching network and reflection coefficient for each matching section presented as L,D1 , L,D2 , and L,D3 . Port 2 was set with input impedances of the main stage for frequencies of 5, 12, and 20 GHz. Thus, reflection coefficients seen from port 1, present load impedances of the driver stage. The designed inter-stage matching network is also based on a combination of low-pass and high-pass networks. Drain bias of the driver stage can be applied through shunt inductor adjacent to port 1. As shown in Fig. 4 , load impedances of the driver stage matched inside 17 dBm output power contours for different frequencies of 5, 12, and 20 GHz. Fig. 5 shows the designed input matching network and the reflection coefficient for each matching section on the Smith chart normalized by 50 . In the designed input matching network, a dual-frequency selective impedance matching technique using low-pass and high-pass networks was applied. Reflection coefficients for each matching section are shown as IN ,D1 , IN ,D2 , and IN ,D3 . Since it was very difficult to accurately match all impedances for the broad frequency band to 50 , impedance for the extended upper frequency corner of 20 GHz was matched the best to have low voltage standing wave ratio (VSWR) of less than 1.5 while VSWRs for 5 and 12 GHz were maintained within 2, in good matching conditions. impedance matching networks. PAIC has a two-stage structure with gate lengths of driver and main transistor cells of 2×75 and 4×75 µm, respectively. For broadband operation, a dual-frequency selective impedance matching technique based on the composite low-and high-pass networks that could match extended low and high frequency corners was applied in addition to negative feedback and resistive gate biasing circuits.
B. DUAL-FREQUENCY SELECTIVE IMPEDANCE MATCHING
III. IMPLEMENTATION AND EXPERIMENTAL RESULTS
A photograph of the implemented 6-18 GHz GaAs pHEMT broadband PAIC is shown in Fig. 7 . The designed PAIC was fabricated using Win Semiconductor's 0.15 µm GaAs E-pHEMT process. By adopting a simple two-stage structure and a highly optimized placement of components for matching networks, the chip size was as small as 1.19×0.82 mm 2 . The supply voltage for drains of the driver and main stages was 5 V. The driver and main stage had quiescent currents of 30 and 51 mA, respectively. PAIC was evaluated as a chip-on-board with bond wires for RF input and output ports. Fig. 8 shows experimental results of the implemented 6-18 GHz GaAs pHEMT broadband PAIC. Measured smallsignal performances are presented in Fig. 8(a) . For the 6-18 GHz band, it had a S 21 flatness of within ±1.0 dB at an average value of 17.4 dB and a S 11 level of below −8.0 dB. As shown in Fig. 8(a) , measured small-signal characteristics were very similar to simulated results. A little extension of the high frequency corner from measurements can be caused by either an over-estimation of EM simulation or inaccuracy of the device model. Large-signal measurement results are shown in Fig. 8(b) . For the 6-18 GHz band, saturated output power of 19.2 to 21.0 dBm and power-added efficiency (PAE) of up to 21.7% were achieved. Especially, the saturated output power for the whole frequency band was acquired with a very good flatness within ±0.9 dB.
Measured performances are summarized and compared to previously reported state-of-the-arts with similar frequency bands and output power levels as shown in Table 2 . A small chip size was achieved using the simple two-stage structure. The fully-integrated PAIC exhibited superior flatness for both gain and output power within ±1.0 dB. In particular, using the proposed design method for the matching networks, the excellent flatness in output power was achieved in addition to the gain flatness which was mainly focused by the previous works.
IV. CONCLUSION
In this paper, a 6-18 GHz GaAs pHEMT broadband PAIC based on dual-frequency selective impedance matching technique was proposed. The driver and main transistors were tuned to have broadband characteristics using a feedback network and a resistive biasing circuit. Optimum impedances for frequency points, such as the center frequency and lower and upper frequency corners, were then extracted. Power contours for loads of the driver and main stages were also extracted at the same time. Frequency bands around lower and upper frequency corners were more precisely matched using the composite low-and high-pass networks, while checking if the center frequency stayed inside the contour for it.
The proposed broadband PAIC was fabricated using Win Semiconductor's 0.15 µm GaAs E-pHEMT process. It had a chip size of as small as 1.19×0.82 mm 2 due to the twostage structure. The implemented broadband PAIC exhibited a gain of 16.4 to 18.4 dB, a saturated output power of 19.2 to 21.0 dBm, and a PAE of 13.0 to 21.7%. In particular, excellent gain and output power flatness within ±1.0 dB were achieved. It is clearly superior to previous works.
